首頁 > 網路資源 > 大同大學數位論文系統

Title page for etd-0125106-173204


URN etd-0125106-173204 Statistics This thesis had been viewed 2791 times. Download 1392 times.
Author Li-Ching Soong
Author's Email Address No Public.
Department Electrical Engineering
Year 2005 Semester 1
Degree Master Type of Document Master's Thesis
Language English Page Count 75
Title Design and Implementation of an FFT Processor with Efficient Memory Management
Keyword
  • pipelining butterfly-unit
  • memory partition
  • In-place mode memory structure
  • In-place mode memory structure
  • memory partition
  • pipelining butterfly-unit
  • Abstract In this thesis, we investigate several FFT implementations with the basic radix-2 algorithm, based on a single process element structure, conforming to the requirements of an OFDM system, such as DAB system, namely 12.288MHz or 24.576 MHz. In-place mode memory structure is used to minimize the hardware area. To increase the speed in data access between the butterfly-unit and the memory, memory partition is utilized. Also, pipelining is used in the butterfly-unit circuit to increase the throughput which in turn increases the overall speed. The result of this study may be used as basis for future research.
    To implement this FFT processor, VHDL is used to describe the circuit design and Xilinx ISE6.3 is used for synthesis. The simulation is performed using ModelSim 6.0 to test the circuits and verify the theory.
    Advisor Committee
  • Yaw-Fu Jan - advisor
  • none - co-chair
  • none - co-chair
  • Files indicate accessible at a year
    Date of Defense 2006-01-06 Date of Submission 2006-01-25


    Browse | Search All Available ETDs