Announcement for Downloading full text filePlease respect the Copyright Act.
All digital full text dissertation and theses from this website are authorized the copyright owners. These copyrighted full-text dissertation and theses can be only used for academic, research and non-commercial purposes. Users of this website can search, read, and print for personal usage. In respect of the Copyright Act of the Republic of China, please do not reproduce, distribute, change, or edit the content of these dissertations and theses without any permission. Please do not create any work based upon a pre-existing work by reproduction, Adaptation, Distribution or other means.
URN etd-0214111-105918 Statistics This thesis had been viewed 2244 times. Download 1469 times. Author Wei-jen Chen Author's Email Address No Public. Department Electrical Engineering Year 2010 Semester 1 Degree Master Type of Document Master's Thesis Language zh-TW.Big5 Chinese Page Count 77 Title IMPLEMENTATION OF GENERALIZED UNIFORM BANDPASS SAMPLING TECHNIQUE USING SWITCHED-CAPACITOR CIRCUIT Keyword Switched-capacitor Software Defined Radio Software Defined Radio Switched-capacitor Abstract In recent years, Software Defined Radio (SDR) has taken place of the conventional wireless receiver gradually. The kernel concept of software defined radio is to annul mixers and to place analog-to-digital converters (ADC) as close to the antenna as possible. Therefore, we can use the advantage of programmability to implement more communication functions by software. Bandpass sampling is a useful method to solve the problem of down-conversion. However, the thermal noise introduced by sampling circuits would cause noise aliasing effect in sampling process. Hence the noise is increased and the signal to noise ratio (SNR) of bandpass sampling system is degraded.
In this thesis, switched-capacitor Generalized Uniform BandPass Sampling (GUBPS) is implemented with composite FIR and IIR filtering. According to Matlab simulation, the noise reduction and down-conversion can be achieved successfully. Finally, circuit-level simulation verification is done by HSPICE with TSMC 0.18um CMOS 1P6M models.
Advisor Committee Shu-Chuan Huang - advisor
none - co-chair
none - co-chair
Files Date of Defense 2011-01-14 Date of Submission 2011-02-14