Announcement for Downloading full text filePlease respect the Copyright Act.
All digital full text dissertation and theses from this website are authorized the copyright owners. These copyrighted full-text dissertation and theses can be only used for academic, research and non-commercial purposes. Users of this website can search, read, and print for personal usage. In respect of the Copyright Act of the Republic of China, please do not reproduce, distribute, change, or edit the content of these dissertations and theses without any permission. Please do not create any work based upon a pre-existing work by reproduction, Adaptation, Distribution or other means.
URN etd-0730104-150546 Statistics This thesis had been viewed 3131 times. Download 1385 times. Author Yen-Wen Chen Author's Email Address email@example.com Department Electrical Engineering Year 2004 Semester 2 Degree Master Type of Document Master's Thesis Language English Page Count 79 Title ANALYSIS AND DESIGN OF A CMOS FREQUENCY SYNTHESIZER FOR 802.11a Keyword frequency synthesizer frequency synthesizer Abstract This thesis designs a frequency synthesizer for IEEE 802.11a standard. The frequency synthesizer consists of a phase detector, a charge pump, a loop filter, a LC-tank VCO which has quadrature phase output, and a pulse-swallow frequency divider. The LC-tank voltage-controlled oscillator adopts double cross-coupled pairs in order to get larger output voltage swing and lower phase noise. The quadrature phase output of VCO constructs from two individual VCOs combined by two series transistor pairs. The dual-modulus prescaler which is implemented by TSPC logic can reduce power consumption, achieve higher operation frequency and use less chip area. The program counter with swallow mechanism uses the same register in order to reduce chip area and power consumption. It can differentiate the counted value by combinational logic and the synthesizer still has accurate output frequency. The frequency synthesizer is simulated by TSMC 0.18- single poly, six-metal CMOS process. The ADS simulation results justify the feasibility of the proposed frequency synthesizer. Advisor Committee Cheng-Ching Huang - advisor
Files Date of Defense 2004-07-27 Date of Submission 2004-07-30