首頁 > 網路資源 > 大同大學數位論文系統

Title page for etd-0805113-132905


URN etd-0805113-132905 Statistics This thesis had been viewed 1224 times. Download 0 times.
Author Chun-Min Peng
Author's Email Address No Public.
Department Electrical Engineering
Year 2012 Semester 2
Degree Master Type of Document Master's Thesis
Language English Page Count 77
Title Efficient Design of High Speed FFT Processor for MIMO Systems
Keyword
  • FFT processor
  • FFT processor
  • Abstract This thesis presents an efficient high-speed 64/128-point radix-2 FFT processor for 4x4 MIMO OFDM systems. If there are not all four inputs sequences available, the traditional MIMO FFT architectures provide low speed data rate and wastes extra area and power. Our proposed MIMO FFT architecture can solve this problem and achieve high speed data rate to efficiently support 1-4 input sequences.
    Advisor Committee
  • Shuenn-Shyang Wang - advisor
  • Lan-Da Van - co-chair
  • Yao-Fu Jhan - co-chair
  • Files indicate in-campus access at 5 years and off-campus access at 5 years
    Date of Defense 2013-07-26 Date of Submission 2013-08-12


    Browse | Search All Available ETDs