首頁 > 網路資源 > 大同大學數位論文系統

Title page for etd-0806114-111626


URN etd-0806114-111626 Statistics This thesis had been viewed 992 times. Download 5 times.
Author WENG-LUNG HSU
Author's Email Address No Public.
Department Computer Science and Enginerring
Year 2013 Semester 2
Degree Master Type of Document Master's Thesis
Language zh-TW.Big5 Chinese Page Count 69
Title DESIGN AND IMPLEMENTATION OF ASYNCHRONOUS QDI 3D TORUS NETWORK ON CHIP
Keyword
  • asynchronous
  • NoC
  • network on chip
  • network on chip
  • NoC
  • asynchronous
  • Abstract Network-on-Chip (NoC) is a hot topic partitially due to MPSoCs appliations. With the advance of 3D TSV technology, NoC technology is moving towards 3D interconnet. Most of the 3D network implementations are synchronous circuits based on mesh architecture. However, 3D Torus architecture, using wraparound lines, may have better performance on packet transfer.
    We design and implement three routing algorithms (i.e. XYZ, round Robin and adptive routing algorithms) for asynchronous QDI 3D Torus NoC. Balsa languages, a concurrent CSP like language is used to specify the routers of the 3D Torus QDI NoC and then is implemented and verified in Altera FPGAs. The experimental results show that, firstly, routers based on XYZ algorithm have the lowest cost and fastest operations, due to their simplicity. Secondly, based on a single router with maxmal packet traffic, average throughput of Round Robin/adaptive algorithm is 1.56/2.01 times faster than that of XYZ algorithm. Thirdly, based on 3x3x3 3D Torus NoC with maxmal packet traffic, average throughput of Round Robin/adaptive algorithm is 1.42/1.73 times faster than that of XYZ algorithm.
    Advisor Committee
  • Fu-Chiung Cheng - advisor
  • none - co-chair
  • Shu-Chuan Huang - co-chair
  • Files indicate in-campus access only
    Date of Defense 2014-07-29 Date of Submission 2014-08-06


    Browse | Search All Available ETDs