Announcement for Downloading full text filePlease respect the Copyright Act.
All digital full text dissertation and theses from this website are authorized the copyright owners. These copyrighted full-text dissertation and theses can be only used for academic, research and non-commercial purposes. Users of this website can search, read, and print for personal usage. In respect of the Copyright Act of the Republic of China, please do not reproduce, distribute, change, or edit the content of these dissertations and theses without any permission. Please do not create any work based upon a pre-existing work by reproduction, Adaptation, Distribution or other means.
URN etd-0820113-141931 Statistics This thesis had been viewed 730 times. Download 2 times. Author Yuan-Feng Chen Author's Email Address No Public. Department Computer Science and Enginerring Year 2012 Semester 2 Degree Master Type of Document Master's Thesis Language zh-TW.Big5 Chinese Page Count 101 Title AUTOMATIC SYNTHESIS OF QDI SEQUENTIAL CIRCUITS FROM SYNCHRONOUS SEQUENTIAL SPECIFICATIONS Keyword Synchronous Circuit translate to Asynchronous Ci Synchronous Circuit translate to Asynchronous Ci Abstract Quasi-Delay insensitive (QDI) circuits are the most robust and practical that can be built and are resilient to process, temperature and voltage variations. Although there are many research papers that can translate synchronous designs into asynchronous sequential designs. To the best of our knowledge, there are neither algorithms nor tools that automatically translate a synchronous design or synchronous FSM (finite state machine) into a QDI FSM.
We propose three QDI FSM models (i.e. NCLD FSM、NCLX FSM and ROC FSM) and an algorithm that can automatically synthesizes QDI FSMs from synchronous FSM specifications. An EDA tool written in Java is then developed to translate synchronous design spec such as Verilog and VHDL into these kinds of QDI FSMs. One of the distinguish feature is that the behaviors of our QDI FSM design is the same as those of the corresponding synchronous FSM in terms of functionality. This greatly simplifies the verification complexity and reduces verification cost.
Two set of circuits (i.e. verifiable benchmark circuits and ISCAS-89) are exploited to carry out performance evaluation. The experimental results show that our ROC FSMs use the least hardware cost and NCLX FSMs consume lowest energy in average.
Advisor Committee Fu-Chiung Cheng - advisor
Chun-Yao Wang - co-chair
none - co-chair
Files Date of Defense 2013-07-29 Date of Submission 2013-08-20