Announcement for Downloading full text filePlease respect the Copyright Act.
All digital full text dissertation and theses from this website are authorized the copyright owners. These copyrighted full-text dissertation and theses can be only used for academic, research and non-commercial purposes. Users of this website can search, read, and print for personal usage. In respect of the Copyright Act of the Republic of China, please do not reproduce, distribute, change, or edit the content of these dissertations and theses without any permission. Please do not create any work based upon a pre-existing work by reproduction, Adaptation, Distribution or other means.
URN etd-0916108-054935 Statistics This thesis had been viewed 2772 times. Download 1236 times. Author Yi-Yung Huang Author's Email Address No Public. Department Electrical Engineering Year 2007 Semester 2 Degree Master Type of Document Master's Thesis Language English Page Count 66 Title THE DESIGN OF A WIDEBAND TUNABLE DOUBLE-SAMPLED FEEDFORWARD 4-4 MASH
BANDPASS DELTA-SIGMA MODULATOR
Keyword TUNABLE DOUBLE-SAMPLED DELTA-SIGMA MODULATOR DELTA-SIGMA MODULATOR DOUBLE-SAMPLED TUNABLE Abstract Bandpass delta-sigma converters have been widely used in RF communication systems and instrumentation filed due to the ability to obtain high resolution in the band of interest compared to the traditional Nyquist-rate converters. As the growing of the wireless communication standards, the demand for a wideband and multi-stand RF/IF receivers has led the design of the modulators to be tunable and flexible.
This thesis proposes a tunable double-sampled feedforward multi-stage noise shape (MASH) delta-sigma modulator. It will tune according to the demand bandwith. The advantages of feedforward topology are reducing the non-idea effect of the opamp and decreasing the complexity of the design for the MASH architecture. Additionally, double-sampled switch-capacitor (SC) technique provides a good method of increasing the sampling frequency and relaxes the requirement of the opamp. The design flow corresponding to the CAD tools is as following. Using MATLAB, the optimal parameters are obtained by the system level simulation. Then, the circuit level simulation is implemented by HSPICE. Finally, the layout of the whole circuit is accomplished with Virtuoso of CADENCE. And the modulator is simulated by using the SPICE models of TSMC 0.18μm CMOS 1P6M process.
Advisor Committee Shu-Chuan Huang - advisor
Files Date of Defense 2008-07-29 Date of Submission 2008-09-16