下載電子全文宣告This thesis is authorized to indicate in-campus access only
You can not download at the moment.
Your IP address is 184.108.40.206
The defense date of the thesis is 2008-12-11
The current date is 2019-03-24
This thesis will be accessible at off-campus not accessible
URN etd-1211108-083146 Statistics This thesis had been viewed 2729 times. Download 59 times. Author Sheng-Feng Hsu Author's Email Address No Public. Department Electrical Engineering Year 2008 Semester 1 Degree Master Type of Document Master's Thesis Language zh-TW.Big5 Chinese Page Count 67 Title DESIGN OF ALL DIGITAL PHASE-LOCKED LOOP CIRCUITS Keyword Phase-Locked Loop ADPLL ADPLL Phase-Locked Loop Abstract A phase-locked loop (PLL) is a widely used circuit in modern radio communication systems. Traditionally, a PLL is made as an analog building block. However, integrating an analog PLL in a digital noisy systems-on-a -chip (SoC) environment is challenging. In addition, the analog PLL is sensitive to process parameters. It is too hard to use the same analog PLL design in different process. On the other hand, The ADPLL has no off-chip components. it is made from standard cells found in most digital standard cell libraries. Therefore, The ADPLL has the higher immunity for supply noise, and temperature variation, and process.
In this thesis, The ADPLL consists of a digital phase frequency detector, a digital loop filter, a digital controlled ring oscillator and frequency divider. This thesis proposed a new architecture of Time-to-Digital converter to get digital phase error. The simulation results show that when reference clock is 20 MHz. The locking time is 6.674us (simulation). Working frequency ranges for this ADPLL is about 152~581MHz. The ADPLL are developed by VHDL (VHSIC Hardware Description Language), and they are simulated with Xilinx Spartan3E XC3S1600E-5FG320 FPGA by ModelSim 6.1i and Xilinx ISE 8.2i to justify the feasibility of the proposed ADPLL .
Advisor Committee Yaw-Fu Jan - advisor
Kou-Cheng Hsu - co-chair
Ming-Chieh Tsai - co-chair
Files Date of Defense 2008-10-06 Date of Submission 2008-12-11